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Path switching is applied as a quasi-static scheme that compromises circuit and 
packet switching by periodically changing the routing states of central modules in 
a three-stage Clos network. A path-switched Clos network is also referred to as a 
cross-path switch. An important factor that dominates the overall performance of 
the cross-path switch is the ratio of the number of central modules to the number 
of input ports in each input module. This ratio is referred to as the bandwidth 
expansion factor (BEF). In path switching, although increasing the B E F can 
achieve high throughput in input modules, the instantaneous load in output 
modules may increase accordingly if we allow too many packets to be able to 
arrive at output modules simultaneously. In this case, the packet loss probability 
.. will be raised. In order to statistically balance the traffic load distributed between 
input modules and output modules, the BEF must be well designed. The main 
objective of this thesis is to study the tradeoff between the throughput 
performance and the loss probability in cross-path switches so as to derive the 
basic design principle of the BEF. 
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The past few decades have witnessed the rapid growth of the Internet population 
and the continued advance of computer technologies. In the future, 
telecommunications networks must be able to support diverse services such as 
data, voice and video communications in order to fulfill different needs with high 
speed and low cost. This requires the networks to possess the flexibility which 
enables service integration and differentiation so as to achieve a high degree of 
resources sharing while providing quality of service (QoS) guarantees for different 
classes of sessions. In 1988, the Asynchronous Transfer Mode (A TM) was 
proposed for these purposes in both local area networks (LAN) and broadband 
integrated service digital networks (BISDN). The idea is to classify services 
according to their rate requirements and characteristics of burstiness when 
integrating them into one network. The A TM is a revolutionary concept but 
none of the conventional switching schemes, such as circuit switching and packet 
switching, can completely support such a concept because they either provide 
circuit-based non-sharing routing paths, or fail to support QoS guarantees with 
modularity and distributed routing algorithms. To overcome these problems, a 
new switching scheme, called path switching, was proposed recently to unify the 
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circuit and packet switching schemes. This unified scheme allows switch 
designers to engmeer several system parameters and thus simplifies traffic 
engineering in switches, or routers. A brief overview of circuit switching, packet 
switching, virtual paths and path switching is given as follows. 
1.1 Circuit switching and Packet switching 
Circuit switching [1] is a simple technique widely used for traditional telephone 
services. It allows communication facilities to be shared among users, but each 
user has sole access to a dedicated circuit during his /her active period. An active 
period is initiated by a call establishment phase, and tenninated by a call release 
phase. During the call establishment phase, the user who requests a circuit will 
send a request signal to all switching nodes throughout the path from him/her to 
his/her destination. Message transfer will not start until these nodes accept the 
request, and an end-to-end dedicated connection is established. A Clos or Benes 
network can be used to realize a circuit-switched node. Fig 1.1 shows an example 
of circuit routing paths in a 8x8 Benes network, where input 0 is connected to 
output 6 and input 3 to output O. These connections can be configured or 
reconfigured in a relatively low speed because the duration of calls is relatively 
long. In circuit switching, the quality of service for calls can always be guaranteed 
because there are no resource contentions within the static routing path. This 
scheme degrades, however, the overall throughput performance of the system 
because of considerably low link utilization. 
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F i^gurc 1-1 Circuit routing scheme in 8x8 Benes 
network 
In networks with multiple routes, on the other hand, packets from the same 
source to the same destination can be routed independently with packet switching 
•• algorithms in order to best utilize the network resources and possibly minimize 
the network congestion by taking different routes. Unlike in circuit switching, the 
destination requests of packets are rather random at a switching node, and thus 
the routing paths in the node may need to be changed dynamically in packet 
switching. A typical switch model, which can be used to reali2e packet switching 
‘ in a nonblocking self-routing fashion, is the Batcher-banyan network [2]. Figl-2 
shows an example of an 8X8 Batcher-banyan network. It is well-known that for 
纽 N X i V Batcher sorting network, the network complexity is of 0{N/O£N), 
which is too high to be scalable. As a result, the Batcher banyan network is not 
3 
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suitable to construct large-scale high-speed packet switches even if it possesses 
the nonblocking self-routing property. 
Batcher Sorting Network Banyan Network 
I _ 。 
- U U ~ ‘ L J . i j — 4 j L L - L U i L J - _一 
j —— _ 丨丨 . . 
• _ I J 
- • — --. J 
a ~~~ri— min {a, b} 
b ‘ ~ max {a, b} 
Figure 1-2 8x8 Batcher Banyan network to realize 
packct switch 
Besides the nonblocking self-routing networks, we can alternatively associate 
a Clos network or a Benes network with centrali2ed route assignment algorithms 
to construct a nonblocking packet switch. The main idea is to off-line calculate 
the routing paths for packets from time slot to time slot in such a way that 
packets can be routed to their destinations, with internally conflict-free paths in 
the network. However, the time complexity of, even for the best, such rout 
assignment algorithms is still of ©(N^iV) with N parallel processors [25]. This is 
sliU< too high for large-scale high-speed packet switches. Fig 1-3 shows an 
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example of a 8x8 Benes network in packet switching. There is an independent 
central processor to compute and dedde the routing path of packets to their 
destinations in each time slot. 
packet (ij): from input i 
to output j \ 
_(0，叫(0, Q (3，0) 
t (0，6) 
time slot 0 
~ t (3’ 6) 
time slot 1 
Figure 1-38X8 packet Benes network 
As abovementioned, the circuit-switching scheme statically assigns a circuit 
to each call in a relatively static manner. That is, the circuit assignment will not be 
changed until a call is setup or released. The advantage of the circuit switching is 
that‘the QoS can always be guaranteed and the computation complexity is low. 
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However the circuit switching is failed to achieve high throughput because it 
cannot well use the network source. In contrast, the packet switching scheme can 
much better utilize the network resource by assigning paths for packets 
dynamically and allowing a great degree of resource sharing. The cost of such 
dynamic routing scheme is the computation complexity because the path 
assignment must be done in real time to accommodate packets. It becomes 
unaffordable when the switch size and link speed requirements grow up to a 
certain level. Moreover, it cannot provide QoS guarantee either. 
1.2 Virtual paths in high-speed networks 
In modem network, there are two kinds of routing schemes, namely 
connectionless and connection. The connectionless routing scheme is best-effort, 
so the QoS cannot be guaranteed. On the contrary, the connection-oriented 
routing scheme can provide calls with QoS guarantee. With end-to-end virtual 
connection must be established for a call before the call can transmit their 
packets. Therefore in connection-oriented routing packets need labels in the 
header to indicate their routing paths. Figl-4 shows an example in which a call 
requests a routing path among the physical links from node A to node B. If no 
• network information is known in advance, the request will be conveyed to all 
available nodes between A and B, and the routing path must be calculated from 
node to node. Thus, the complexity of searching a proper routing path for each 
call is very high in this case. 
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In order to simplify the path searching process, we can use a virtual path to 
aggregate the connection-oriented traffic streams which share the same 
intermediate hop-to-hop routing path. Figl-5 illustrates an example of the virtual 
path available from node A to node B. We only need to search along these paths 
in order to attach the routing path for the call. The concept of virtual paths 
gready simplifies the label of the header and the process of connection 
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Figure 1-5 Virtual paths from node A to node B 
Both of the circuit- and packet- switching do not assume the concept of 
virtual path thus they cannot fully support this kind of routing. However, there is 
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the concept of virtual path inherently in path switching. This will be discussed 
later, 
1-3 BEF in cross-path switch 
Clos network [5] is widely employed in both circuit- and packet- switching 
schemes. Some examples will be given in Chapter 2. Most often we would 
assume the Clos network is symmetric and three-stage. An example is depicted in 
Fig 1-6. 
驚 
~ r n X m • \ y V 
„ _ L 丨 丨 k X k 丨 ： m X n ： 
• • • • 
J _ _ - i ‘ 
Figure 1-6 Three stage symmetric Clos network 
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In the first stage there are k input modules with n input ports and m output 
ports {nxm). Middle stage contains m kxk modules in which each input is linked 
to an output of each input module and each output is linked an input of each 
output module. In the last stage there are k mxn output modules. 
In order to compromise circuit- and packet- switching to achieve optimal 
performance, we can also apply the so-called path switching in the Clos 
network[3]. 
A path-switched Clos network is referred to as a cross-path switch in which 
a virtual path is a logical link connecting each input module to each output 






•• Input nodes \ Output nodes 
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Figure 1-7 Virtual paths in a cross-path switch. 
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The bandwidth of each virtual path can be predetermined and adjusted according 
to the traffic loading. The details will be discussed in Chapter 2 
In Clos network, an important parameter is called the bandwidth expansion 















n : 一 
^ m 
\口 I 
Figure 1-8 Bandwidth expansion factor mj n 
� . In path switching traffic balancing is one of the important issues in path 
switching because there is a tradeoff between the throughput performance and 
loss probability when increasing B E F mjn, because with the increasing of B E F 
value，although throughput performance is greatly improved the packet loss 
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probability performance will be suffered. Therefore we cannot simply increase 
the BEF values to improve the network throughput performance. The principle 
of the cross-path switch and the details of BEF effect to path switching 
performance will be stated in the following chapters. 
In this thesis we will discuss this new routing scheme, which compromises 
the packet and circuit switching and analysis its traffic model. At last we will study 
the traffic balancing of this model. 
1.4 Organization 
The rest of my thesis is organized as follows. In chapter 2 we introduce routing 
schemes in Clos network, path switching and establish our traffic models. 
Chapter 3 is the performance analysis of input modules of the cross-path switch. 
We studied the performance of output modules of the cross-path switch, 
compared the simulation result with our analysis and designed the principle of 
BEF to control the traffic balance in Chapter 4. Conclusion is at last given in 
Chapter 5 
11 
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Analysis models 
In this Chapter we introduce the routing schemes in Clos network and the 
concept of path switching. Traffic models in cross-path switches will also be 
established in this Chapter. 
2.1 Routing schemes in Clos network 
Clos network is widely employed in high speed ATM switch especially to solve 
many interconnect problems. Recently many applications and network 
architectures can basically be formulated as the problems in Clos network. It is 
because Clos network can be used to construct a large switch with smaller switch 
modules yet with good performance. Routing algorithm of Clos network has 
been a great issue, which is discussed recently [6] [7]. In three-stage Clos network 
the routing scheme is deployed by static and dynamic switched system. Both 
circuit- and packet- switching have their tradeoff of complexity and performance. 
� Fig2-1 shows an example of routing pattern in Clos network. In this 
example to route packets from input / to output7； different central modules can 
be selected and whenever a certain central module is selected the routing path is 
12 
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decided. Therefore central modules provide alternative routing paths for 
interconnections in Clos network. 
龜 
I^igure 2-1 Routing patterns in Clos network 
In circuit-switched systems, a dedicated internal path, in another words a 
dedicated central module, in the Clos network is assigned for each admitted call. 
circuit r  
. j ； 
、 Figure 2-2 Circuit routing scheme in Clos network 
13 
CHAPTER2 A N A L Y S I S MODEL 
Figure 2-2 shows an example of circuit switched Clos network. The central 
modules assignment will not change until a call is setup or released. In this case 
the quality of service to the call can always be guaranteed because there is no 
resource contentions within the static routing path. The scheme degrades, 
however, the overaU throughput performance of the system because of 
considerably low link utili2ation. 
On the other hand, in order to better utilize the network resource, Clos 
network can also realize packet switching by assigning central modules for 
packets dynamically in each time slot and allowing a great degree of resources 
sharing. Figure 2-3 shows an example of packet-switched Clos network. 
Packet (X，_y): from input x to output 少 
I (3,2) I (3,1) H：；^ ,, \| y 卜 3 I (3.2) \ ~ / ^ — 3 
time-slou time-slot 
Figure 2-3 Packet routing scheme in Clos network 
‘ This scheme needs central modules act as an independent processor to compute 
犯d decide the routing paths of each packet from the inputs to their destinations 
in each time slot. The path assignment must be done in real time to 
14 
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accommodate packets. It becomes unaffordable when the switch size and link 
speed requirements grow tremendously. 
Alternation of central modules decides the routing scheme of Clos network. 
Therefore we should better design the assignment algorithm of central modules 
in Clos network. 
2.2 Path Switching 
Path switching is a new quasi-static scheme, which compromise the static and 
dynamic routing schemes. In path switching, bandwidth is pre-assigned, with 
respect to the bandwidth requirements, for each internal virtual path from an 
input module to an output module in the Clos network. The switching states of 
the central modules can then vary in a periodic basis such that packets can be 
routed in accordance with the predetermined routing paths from input modules 
to their destination output modules, respectively. Fig 2-4 indicates an example of 
the periodic routing of central modules in Clos network, in which a period 
consists of two time slots. 
• _ 
Time Slot 1 Time Slot 2 Time Slot 3 Time Slot 4 
Figure 2-4 Periodic routing scheme of ccntral 
modules in path switching 
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The period of the routing pattern in the central modules can balance the 
tradeoff between the packet and circuit switching. The higher frequency of 
central modules routing patterns, the network is more like to be a packet 
switching, however the computation complexity is higher. In a terminal case if in 
each time slot the routing paths in central modules are the same, which the repeat 
period is 1 , the network has no difference with a circuit network, in which 
connections are established before the packet transfer and the path is always 
ready for the admitted call. On the other hand if the central modules routing 
paths change in each time slots, which the repeat period is approximate to 
infinity, the network is a packet switching with dynamic routing scheme. 
Performance of Path-switching scheme is studied in [4]. Tradeoff between the 
cost of computation complexity and performance is studied in [3]. Call 
nonblocking condition and usage in WDM semi-optical algorithm is discussed in 
[4]. And performance of cross path switching in multicast is also guaranteed All 
the issue in path switching is central modules of the Clos network. 
In path switching to reduce the packet loss there should be an input buffer 
[8] in each input port to store the packets that not be assigned central modules in 
‘ the current time slot. We also need output buffer in the output part to reduce the 
packet loss rate. An important factor that dominates the overall performance of 
the path-switching scheme is the ratio of the number of central modules (denoted 
by m) to the number of input ports in each input module (denoted by n). We refer 
16 
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this ratio as to the bandwidth expansion factor (BEF) because it represents the 
theoretical bandwidth expansion of the Clos network. In circuit switching, the 
more the central modules the better the performance is, because there are more 
alternative paths for connection to setup in the Clos network. In path switching, 
however, although increasing the BEF can achieve better throughput 
performance in input modules, it is not priceless. Because the instantaneous load 
in output modules may increase accordingly if we allow too many packets to be 
able to arrive at output modules simultaneously. If the output modules are not 
lossless systems, the packet loss probability will be raised with respect to a large 
BEF. In order to statistically balance the traffic load distributed between input 
modules and output modules, the BEF must be well designed. The main 
objective of the following chapters is to find out the basic design principle of 
B E F with respect to the required switch performance. 
Therefore to analysis the performance of traffic models we should, first of 
all, discuss the models and parameters that affect the network performance. 
2.3 Traffic Model of Input Modules 
In path switching we prefer the best throughput performance, which will be 
, studied with the effecting of BEF. In a first in first out (FIFO) [9] system, 
throughput is limited by the head of line (HOL) [10] packet blocking shown in 
Fig2-5. There are many algorithms to improve the throughput performance such 
17 
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as virtual output queue (VOQ) [11] which induce n VOQs for packets destined for 
each output instead of a single FIFO input queue, Increasing the number of 
output ports can also improve the traffic loading performance. With the 
increasing of the output ports, the probability of confliction is decreased. 
, HOL HOL 
Input queue W Input queue J 
j JC^  
I L L L L l j J 1 1 iji 2 I I 
_ L L L L i l l _ I M M 1 ^  
2 I 2 I 2 [2 I 2 M I 2 
m i i i L 1 3 | i i 1 j j  
time slot 0 time slot 1 
Figure 2-5 Head of line blocking in I'IFO input 
queue 
We suppose each input modules in Clos network has an FIFO input queue 
with a very large capacity and never be overflow. The packet arrival properties 
satisfied following assumption: 
1) Arrivals at each input are independent and identically distributed; 
2) Arrival process at each input are independent of arrivals at other inputs; 
3) All arrival processes have the same arrival rate and destinations are uniformly 
distributed over all outputs. 
18 
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\ � �  
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Figure 2-6 Input module in a three-stage cross-path 
switch 
Fig 2-6 shows one of the input modules with infinite input buffer size on each 
input port with the offer load on each input port p and the carried load on each 
output port p*. 
2.4 Traffic Model of Output Modules 
If too many packets are permitted to go through the first stage by greedily 
increasing the number of central modules, packets will be accumulated in the last 
stage simultaneously. If it is a loss system in output modules the loss probability 
of output modules will increase. Therefore in the output modules part we have to 
control the packet loss rate in considerate area. To reduce the damage to the 
output modules when increasing BEF knockout system is provided in the output 
modules. In knockout system [13] we can regard each switch module with group 
size R, which permits at most R packets on different input ports destined for the 
same output to be transferred immediately and the remained packets that also 
destined for this output will be dropped. Input module with infinite input buffer 
is a lossless system the throughput is greatly limited because of the input buffer, 
19 
CHAPTER2 ANALYSIS MODEL 
in output part the we do away of the input buffer and simply drop very few 
packets that have lost contention and almost all the packets are immediately 
switched to there outputs upon arrival. Fig 2-7 shows an example of a Batcher-
banyan knockout switch. 
Input Output 
1 [0 [0 NXN b ~ ； 1 
,) 1 Banyan [ MUX>~ 
R ~[T}— NXW 2 
Bantcher 丨丨厂“们^ , 一 Banyan :W MUXV-
： Network " f T L r 丫仙 ^ ^ � Z • 1�+1 • Concentrator “ “ W \ / 
„ : — Banyan ： MUXV^  





Figure 2-7 Batchcr banyan knockout switch 
In Fig 2-7 a reverse-banyan concentrator is inserted between the Batcher and 
Banyan networks. In this network, packets are launched in their entireties into the 
Batcher network at the beginning of each time slot. Winning and losing packets 
are determined at the outputs of the Batcher network by address comparison. 
• The losing packets are dropped, which means that the winning packets may not 
be concentrated anymore. Internal confliction may arise if they are launched into 
the banyan network directly. Therefore we use a reverse Banyan network as a 
concentrator. The outputs of the reverse-banyan concentrator are connected in 
20 
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an interleaving fashion to R N x N banyan networks, Here no conflict occurs in 
any of the NxN banyan networks because the packets are concentrated and have 
distinct monotonic address. Output of each banyan network corresponds to the 
same output address and they are collected and fed into a multiplexer with a 
FIFO to maintain packet sequence integrity. 
In order to improve the performance of output modules g output ports are 
grouped together, which permits 名[15] [16] output ports share one memory pool. 
Therefore packets destined for the same output can be stored in the shared 
memory without loss [17] [18]. A multiplexer is used to realize the grouping. 





f M \ 
s J •： U \ 通 
: y / 1111' 
^ : / output buffer 
• / 
Z , queue 
Figure 2-8 Multiplexer and output queue at an 
output of a channcl-grouped switch 
, We define this g as duster si^, because these g outputs can be regarded as one 
cluster with one memory pool that can contain g packets that destine for this 
group. Fig.2-9 shows a Batcher Banyan network that implement the channel 
grouping principle with cluster size 名. 
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Figure 2-9 A Batcher玄banyan network that 
implements channel grouping principle 
It is obviously to see that if all of the n outputs are grouped to 1 cluster the loss 
probability of such an output module is 0. 
— - … 、 、 —— 
— . 一一 
_ | n ^ ^ )n/g 
一 - _ 」 • • ' • 七 
p V 
Figure 2-10 Output module in three-stage cross-
path switch 
In our output modules, knockout and cluster principle are combined 
together with two parameters group size R and duster size 甚 This model can be 
. regard as a switching with m inputs nig outputs with group size R^ shown in the 
Fig 2-10. 
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2.5 Summaty 
In this Chapter a routing scheme that compromises circuit- and packet-
switching, which is called path switching, is induced Path switching 
compromised the circuit- and packet- switching by periodically changing the 
routing state in different time slots of the central modules in Clos network. In 
Path switching packets that are not assigned central modules in current time slot 
have to wait in the input buffer, therefore if we have more central modules the 
throughput performance of input modules is better. In the same time too many 
packets go through the central modules will suffer the performance of the output 
modules. If the system is not a lossless system, loss probability will be increased. 
Switch modules of Clos network are established in this Chapter. In our model we 
use FIFO queues in input modules as input buffer and knockout cluster principle 
in output modules. In the following Chapters our analysis is based on these 
.. models. 
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Throughput Performance of Input 
Modules in Path Switching 
In Chapters throughput performance of input modules will be analyzed based on 
the model we established in Chapter 2. 
3.1 Throughput performance vs. BEF 
With the first-in-first-out scheduling in input queues, the throughput of input 
modules is limited due to the head-of-line (HOL) blocking. Theoretically, 
increasing the number of central modules can improve the throughput of input 
modules because packets can have more alternative paths to be routed to their 
destination output modules. Given that the incoming traffic load is uniformly 
distributed, we consider the parameters of a particular input module as follows. 
Let a be the variable denoting the BEF of the Clos network, p the offer load on 
each input, p* the earned load on each outlet of the input module. With reference 
. to Fig 3-1, we have 
nxp = mxp*z=> a = m/ n- p/ p*. (3.1) 
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}m 
\ \ 、  
�" p ^ 
Figure 3-1 n乂m input module with input queue 
In addition to the n input queues, we may imagine for analytical purposes that 
there are also m fictitious queues, each of which contains the H O L packets 
destined for a particular outlet Thus, a packet joins the fictitious queue only after 
it has proceeded to the front of its input queue. In this case, the packet arrival rate 
at each fictitious queue is equal to p * the carried load on the outlet To determine 
the maximum throughput of the input module, we assume: 1) n is very large 2) 
the size of each input queue is infinite, and 3) the input module is saturated. 
We consider the fictitious queue associated with a particular output i, let A] 
be the number of packets entering the fictitious queue at the start of time slot /， 
B/ be the number of number of packets remaining in the fictitious queue at the 
end of time slot /，C; be the number of packets in the fictitious queue at the start 
of time slot t. (shown in Fig 3-2)，hence 
、 5； =max{0 ,C ;- l } (3.2) 
C\ = max{0，C/:丨} + A； = + A； (3.3) 
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Figure 3-2 Fictitious queue of input buffer 
Let F/be the number of packets that win in time slot L The probability that the 
new head of line (HOL) request for the output i is 1/m and k of the H O L 
request for output i is 
(F Y 1 V 1 
P r = ； 丄 （ 1 _ 丄 产 (3.4) 
、k 入mj m 
In queueing theory [10] if the arrival process depends on the process state the 
analysis will be very complicate, therefore we suppose m is very large to 
� ‘ determine the process. ，the number of cleared packets in time slot /-I, 
depends on . For example given B;_�，the range of values that can 
adopt is from 1 to N-B;_” if N is much greater than B!_” is not greatly 
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effected by . Therefore the process above approaches to a Poisson process 
when N approaches to infinity. A; approaches to a Poisson process with rate 
p which is the maximum input load in other words the "throughput". We 
assume in the former Chapter that all arrival processes have the same arrival rate 
and destinations are uniformly distributed over all outputs, therefore we simply 
use A, to act as A;. The generating function of A for a given is 
尸"'-I (F V 1 ^^ 1 � 7 
尸M)= I X ：•' - ( 1 - 丄 , ' - � ' = 1 + — (3.5) 
\ k )\m) m L 」 
Induce another parameter 
〜 丨 ( 3 . 6 ) 
Thus 
� z - l l " , � ' - ' 
4、zlGt_\ ) = 1 + —— approach to e('-”G'-> (3.7) 
L 仍_l 
The throughput 
p = F[X/] = Pr{X/ = 1 } (3.8) 
in which JT/ = 1 if the HOL packet on input j is cleared in time slot t otherwise 
it is 0. 
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p = = (3.9) 
773 y 
4 ( z ) = e("華'-丨 - e ( … 厂 (3.10) 
For the arrival process A, is independent of t and is the generating 
function of Poisson process. In addition to the n input queues, we may imagine 
for analytical purposes that there are also m fictitious queues, each of which 
contains the HOL packets destined for a particular output. Thus, a packet joins 
the fictitious queue only after it has proceeded to the front of its input queue. In 
this case, the packet arrival rate at each fictitious queue is equal to p*, the carried 
load on the outlet. To determine the maximum throughput of the input module, 
we assume: 1) n is very large 2) the size of each input queue is infinite, and 3) the 
input module is saturated. Lety l be the random variable denoting the number of 
packets that enter a particular fictitious queue at the beginning of a particular time 
slot, B the random variable denoting the number of packets that remain in the 
fictitious queue at the end of the previous time slot, and C the random variable 
denoting the number of packets in the fictitious queue. When n is very large, the 
generating functions of A, B and C can be given by 
、 Biz) = (1 - z"' )(1 - p*) + z-'C(z), (3.11) 
C{z)[z - A{z)] = (z-l)^(z)(l - p * ) . 
Differentiating (4) with respect to ^ twice, substituting ！ w e have 
28 
CHAPTER3 THROUGHPUT PERFORMANCE OF INPUT MODULES IN PATH SWITCHING 
2C (1)(1 -』(1)) - A', (1) = 2A (1)(1 - p*) • (3.12) 
Note that C(l) is the expected number of packets at the fictitious queue. Since 
the total number of packets at all the m fictitious queues is n, which is the number 
of HOL packets in the input module, there are nlm—\la packets at each fictitious 
queue on average. 
-(1 — /?*) 一厂 *2 
a 
The roots of the equation and the throughput is 
= 丄一 l+(丄)2 p = = + . (3.13) 
a V a 
The curve of throughput p plot with the ratio a is shown in the figure 3-3. 
0J6| r— , 
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0 7fi • • 一 . 
「 Z I 0教 Z m z 
。•. z , 
/ 
0 U • Z 
/ 
o J ‘ -I. 1 1 • ,_ J  
0» t 1.2 1.4 1 參 2 
Figure 3-3 Maximum throughput of an n 乂m input 
module 
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From the curve we can find the maximum throughput is limited to 0.586 when 
a—1 and it is increased when BEF becomes larger. 
3.2 Throughput perfotmance vs. number of virtual paths 
We have studied the traffic model of single input modules in 3.1. In such model 
there is an assumption that each packet on the input link have equal probability to 
request for the output, which is the central modules, on the single module. 
However in fact this assumption is not considerate, actually packets are more 
likely to destine for each output of the whole switch equally. Therefore only 
regarding the single modules is not enough to evaluate the performance. In path 
switching if the frame size is very large, which the routing state in the central 
modules is always changing in each time slot, it is equivalent to a packet 
switching. Even though there are enough central modules in the central stage, it 
will not be assigned to the requesting packets because there is no paths routing to 
it destination output module. In this case throughput performance will be limited 
a lot. 
Path switching is based on the concept of virtual paths. Each input and 
output module is connected to each output module through virtual paths. 
� Therefore there are k virtual paths from each input module to output modules. 
The role of the central modules is to provide connections for packets from input 
modules to output modules. Thus, they can be logically interpreted as the carriers 
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(or, tokens) of packets over the virtual paths from input modules to output 
modules. This is illustrated in Fig 3-4. 
virtual path k 
目 1 I > 目 
^―nXm ^ ^ ^ 1/ mXn—^ 
^―nXm W mXn —^ 
吗 Xm \ j i T i X n 戶 
I, —i- -~~ „ 
、、、 z 
Figure 3-4 Virtual paths between each input 
module to output modules 
It is worth noting that it does not matter through which central module a packet 
is transferred, nevertheless, the number of central modules determines the overall 
capacity that is distributed over the virtual paths. If we have very few 
input/output modules the number of virtual paths is fewer and all bandwidth is 
collected to the limited virtual paths, packets that require for a particular output 
modules will share more memory without confliction because of large size of 
. output modules. 
For each input module, there are k virtual paths sharing the m central 
modules. The overall capacity of these virtual paths can be given by the collection 
of the central connections in a period over the period time. When the period time 
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is large enough, these central connections can be evenly allocated to all virtual 
paths [14]. Hence, the bandwidth on each virtual path can be in general regarded 
as mlk as shown in Fig 3-5. 
m/k /k" 
Figure 3-5 Channel grouped virtual paths in path 
switching 
In other words, k is another key parameter necessary to evaluate the throughput 
performance of input modules. Given that the Clos network is with a fixed size 
N^nxk, intuitively, the fewer input/output modules (i.e. smaller k) the higher the 
throughput of input modules. It is because the overall capacity can be shared at a 
higher degree since the size of each module (i.e. n) is larger. This is also indicated 
in Fig3-5. Thus, increasing mjk can obtain better throughput performance. From 
.. the analysis in 3.1 for simple input/output modules, large module size will limit 
the throughput performance because of less probability that a packet request for 
a certain destination. For an N x N network the throughput values for different 
network size are shown in the following Table 3-1. 
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T T 2 3 4 5 6 7 8 oo 
p 0.75 0.68 0.66 0.64 0.63 0.62 0.62 0.586 
TableS-l Throughput value for different module size 
0 . 7 6 1 1 1 1 1 1  
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0 . 7 2 X i i --：--- 4 i - -
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： ； \ ； ： ： 
0 . 6 4 i -i : ； ； -
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！ ' i *、.-.、 ！ 
： ： ： ： ‘ 、 、 、 ： 
0 . 6 2 1 1 1 1 1 ：：：^  
2 3 4 5 6 7 8 
Network Size N 
Figure 3-6 Throughput vs. module size 
From the plotted figure and the table we can see it is contention with our above 
analysis. The number of input/output modules and the module size which affect 
the throughput performance more in other words the throughput is sensitive to 
which one of these two parameters has to be studied when we control the traffic 
‘ balance. 
3.2.1 Thtoughput performance vs. integer group size m/k 
To make our following analysis expression more clear, we induce a list of some 
important mathematical notations. 
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• A , the number of packets entering the fictitious queue at the start of time 
slot /, 
• B, —the number of number of packets remaining in the fictitious queue at 
the end of time slot t, 
• C, —the number of packets in the fictitious queue at the start of time slot 
t, 
• R ~ the ratio between number of central modules m and number of 
input/output modules k, 
• b— the ratio between number of input ports of each input module n and 
number of output modules k. 
The model we discussed above can be regard as a channel-group switching 
with group size R=w/k. First of all we will analysis the model if R is an integer. 
We make the same assumption that 1) Packets are equally likely to destined for 
each output port, and thus for each output module; 2) Each input module is an 
input-buffered switch and the first-in-first-out (FIFO) scheduling scheme is 
employed in each input queue; 3) We consider the virtual paths as the logical 
outputs of each input module instead of the real outlets that are connected to 
central modules because the central modules only act as carriers as mentioned 
� above. Each packet is equally likely to be destined for any of the k modules and 
packets destinations are independent. In order to derive the maximum 
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throughput of an input module, we consider the fictitious output queue scenario 
as shown in Fig. 3-7. 
output module destined for 狐 packets 
J ^ virtual paths 「 … j virtual paths 
_ i i i j [ | N _ 1 _ L J I ；. 
卓 I 口 、 \ 本 i 
血 i H^x > jU. 1 
！ 1 — i 1 — n 
丨 ^ . z 上 丨 一 
I I I I I I 
I • • I • 
I I I I 
4 = 2 I 2 I 2 I——Cl=\ 4=0 I I 2 I CM 
time slot 0 time slot 1 
Figure 3-7 Fictitious queue for HOL packets 
destined for output modules 
A fictitious output queue corresponds to a virtual path and it consists of the 
HOL packets destined for the corresponding output module, yielding a total of k 
fictitious queues in the input module. We will focus on one of the fictitious 
queues. Let Ct be the number of packets in the fictitious queue in time slot /’ At 
the number of arriving packets at the beginning of time slot /，and B/ the number 
of packets remaining in the fictitious queue at the end of time slot /-/. From the 
� definition of At, B/ and Ct, we have, 
C, = A, + B, (3.14) 
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Furthermore, we have, 
B,^ ^ =max{0, (3.15) 
where 民 is the number of central connections available for this virtual path in 
time slot t. 
P(B = 0) = P{C = 0} + P{C = 1} + … … + P{C = R} 
P{B = \) = F{C = R + \} 
Therefore the generating function of B is 
Biz) = f^z'P{B = k} 
k=0 
= P{C = 0} + P{C = l} + ……P{C = R} + zP{C = R + \} + …… 
= = k} + -Vc(z) + �f / P ( C = k) 
K=0 2 Z K=0 
• (3 .16) 
As we illustrated before 
C(z) = A(z)B{z) (3.17) 
If we regard the network size is very large, A, is a Poisson process which the 
generating function is 
彻 = (3.18) 
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where p is the throughput that we want. Hence we have 
C(z) = ~ ~“。 R w 、 (3.19) 
z -A(z) 
O y can be expressed as formula. We found that 
尋） = Z)(1) = 1 - • = () (3.20) 
1 is one of the roots of N � = 0 as the polynomial property N(功 can be expressed 
as 
N{z) = K(z - l)(z -z,)(z-z,)……(z - z , ) (3.21) 
in which K is the constant and Zj to Zr are the roots of N⑶=0. By differentiating 
.. both sides of D �C �o n c e we have 
Z)'(l) = A^ '(l) 
Therefore 
‘ J - P (3.22) 
‘ n ( i - z,) 
;=i 
deferential twice of N(z) and D(z) respectively, 
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c'⑴⑴—  
— 2Z)'(1) 
=P+ ..J? 、 (3.23) 
2{R - p) ntl-z^ 
丄 b 
k 
From the result of Rouche's Theorem roots of N � = 0 have to be inside of 
the area z <l .We can consider a generating function as a weighted sum of the 
associated probabilities with z* being the weights and when z=l，the probabilities 
sum is 1，when z < 1 , the weighted sum can only be less. Therefore any 
generating function will not go to infinity for z <1. Thus Z^ can be found 
numerically by solving for the roots of the denominator, which is given by these 
R-/ equations. 
HcTT HcTT 
- z ( c o s — + / s i n — k = 1 , 2 , … … ’ R — 1 (3.24) 
R R 
These equations together with (3.23) we can find the throughput p. It is very 
difficult to get the generate root of these equations, however we did some 
numerical analysis. Table 3-2 shows the maximum throughput for njk-\ with 
‘ different group size R. 
Group size R 1 1~2 |~3 |~8 
Throughput p 0.586 0.885 0.975 0.996 1.000 
Table 3-2 Throughput vs. integer group size R 
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From this table we find that the throughput performance is greatly 
improved with the increasing of group size R. Here we assume R is an integer. 
The distance of throughput value does not change much except when R is 
between 1 and 2. Therefore we will not analysis the values of throughput for an 
uninteger R when R is greater than 2. In the next section throughput for 0<R<2 
will be analyzed. 
3.2.2 Throughput performance vs. group size 0<R<2 
Let b be the ratio of the number of central modules to the number of output 
modules, i.e., b-m/'k. Theoretically b can be a positive rational number of any 
scale. We will first consider 0 < Z) < 1 , however, in order to show how we can 
find the throughput of an input module with respect to b. In our derivation we 
also assume that the traffic loading of the input module is uniformly distributed 
over all virtual paths and the frame size of the cross-path switch is a multiple of k 
in such a way that the overall internal capacity can be evenly allocated to each 
virtual path. Hence for time slot t� the number of tokens on the virtual path 
concerned is 
PviR = \) = - ？viR = 0) = ^ ^ (3.25) 
k k 
The generating function of B is 
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B(z) = ^z'Pr(B = i) 
/•-0 
=P{C = 0} +— [P{C = 1} + zP{C 二 2} + z^P{C = 3} + ……]+ 
k 
= 1) + z^P{C = 2} + = 3} + ……] 
k 
二 = 0} + 叫 ⑵ - P { C 二 0}] 
汝 (3.26) 
=P{C = 0} + 办+ 一办)z {C{z) -F{C = 0}] 
z 
When N is very large, A and B are independent and A can be regarded as a 
Poisson process with rate p, which is also the maximum throughput under 
saturation. Therefore, 
C = A + B <=> C(z) = A(z)B(z) 
Therefore 
A(z)P{C = 0}(zb-b) P{C = 0}(zb-b) N(z) 
C [z) = = = (3.27) 
z-[b + (l-b)z]A(z) z/A(z)-[b + (l-b)z] D(z) � ) 
because Q y can be expressed as N ( y / f o r m u l a . 
A(l) is the probability distribution of mean number of packets in the 
� fictitious queue. AXl) is the average departure rate which is the throughput p that 
we are looking for. 
= b 
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deferential twice of D(y we have 
D'\l) = p'-2p (3.28) 
C'(l) = A^"(1)-Z)"(1)/2D|(1) = nik (3.29) 
Here we induce r，which is the ratio between number of input ports of each input 
module and number of input modules. Then we have 
p = r + \ 4 、 2 r - 2 b r + l (3.30) 
If \<m/k<2 the distribution of the token that a virtual path take is as follow if 
the assignment is well designed. 
nRm 令 ¥ ， = ^ (3.31) 
k k 
Therefore the distribution, of B in each fictitious queue is 
P{B = 0} = P{C = 0} + P{C = + = 2} 
k 
k k 
The generating function of Bis 
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B{z) = Zz'?r(B = i) 
1-0 
k k k 
⑶ } + W 懼 = 4 } ] + … … 
k k 
RRI 一 K 
B{z) = P{C = 0} + P{C = 1} + = 2} + zP{C = 3} + = 4} + ……]+ 
k 
21 一仍[zF(C = 2) + z^P{C = 3} + z'P{C = 4} + ……] 
k 
=P{C = 0} + P{C = 1} + — P{C = 0} - zP{C = 1}] + 
k z^ 
^ ^ 丄[C ⑵ - P I C = 0}-z P { C = 1}] 
k z 
=P{C = 0} + P{C = 1} + 历一“ ( 2产 _咖 [〔⑵— P { C = 0 } - z P { C = 1}] 
z 
We have 
B(z) = P{C = 0} + P{C = 1} + “ 1 + ? — 妆 [ C � -P { C = 0} - zP{C = 1}] 
z 
.. When N is very large, A and B are independent and A can be regarded as a 
Poisson process with rate which is also the maximum throughput under 
saturation. Therefore, 
C = A + B C ( z ) = Aiz)B{z) 
• — A{z){{P{C = 0 ) - ( l -b)P{C = l)]z2 -[(6-\)P{C = 1} + (2-b)P{C = 0}]2-(6- 1)/^ {C = 0}} 
、 一 z'-[b-l + (2-b)z]A(z) 
C(z) can be expressed as N(z)/D(z) formula. We found that 
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N(\) = D{\) = \-A(\) = 0 
and 
1 is one of the roots of N(f()—0 as the polynomial property N � can be expressed 
as 
Niz) = K(z-\)iz-z^) 
where iC is a constant and Zj is the other root of equation Nf^=0. A{\) is the 
probability distribution of mean number of packets in the fictitious queue. A'(\) 
is the average departure rate which is the throughput p that we are looking for. 
.. 处 ) = e ( 卜 1 ) … Z ) 丨 = 
l - z , 
deferential twice of and D f y respectively: 
N'\z) = 2K = = 2(办一 P)  
‘ l-z, 
D"(l) = p'-4p + 2 
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C ’ ⑴ 二 『 ( 1 ) - 釋 = 丄 一 p 2 - 4 p + 2 丄 r 
2{a-p) I-Z2 2ib-p) k 
Here we induce r which is the ratio between number of input ports of each 
input module and number of input modules. From the result of Rouche's 
Theorem roots of have to be inside of the a r e a � < 1 because we 
assume at first that a-m!k<\. Then we get two equations: 
‘ _ J _ _ p^-4p + 2 : 
‘ T ^ 一 " 2 i b - p ) (332) 
z l - [ ( b - 1 ) + ( 2 - b X - 1 ) 尸 = 0 
Roots of these two equations are very difficult to observe generally, 
fortunately we can do some numerical analysis. Table 3-3 is the throughput value 
of an input module with large module size and infinite input buffer for different 
group size mj k. 
group size R I 1.2 | 1.3 | 1.4 丨 1.5 | 1.7 | 1.8 | 1.9 丨2  
throughput p 0-645 0 . 6 ^ 0.704 " 0.734 0.794— 0 . 8 2 4 0 . 8 5 4 0 . 8 8 5 
Table 3-3 Throughput vs. group size between 1 and 2 
• It is well known that an N x N input buffer switch with large network size N 
and group size 1 the maximum throughput is limited to 0.586. Our solution is 
according with this fact From the above three sections an integrated curve of 
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throughput p vs. group size R, in which R is between 0 and 8 is attained (shown 
in Fig. This curve is for n/k—\. 
1 1 1 1— I 1 1 1  
^ ^ 一 ： ^ ^ ^ 
； ； ： ： ： i ‘ 
0.9 7 < r -： - : T -丨 / \ i : 丨 丨 ： 
0.8 ----- I : I ； i  
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Figure 3-8 Throughput performance for different 
,. group size R 
From the curve, with the increasing of the group size mlk throughput is 
improved to 1 rapidly. The BEF of the network a = blr = mln, therefore this 
curve can also be regard as the throughput performance vs. BEF a=m/n. 
� We compare the throughput for different njk when ^<mlk<\. Fig3-9 
shows the uptrend of throughput with increasing of the group size ml k for 
different nj k. Therefore we get better throughput performance when we increase 
njk. From the curves in Fig 3-9 throughput performance is better with the 
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increasing of nj k and when njk is very large we can get the best throughput that 
is approach to 1. 
1 ‘ ‘ ‘ ‘ ‘ ‘ ‘ ‘ ‘ ^ n/k-100 
0.9 y / ^ -
03 Z 广 
�.7- z -
0.6- Z Z Z : iVk=1 
I - Z 
0-4 • ^ ^ y ^ Z zz' ； n/k=0.5 
" 一 一 一 一 如 2 
qL^^ZZJ— I I I I 1 1 1 1 1 
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 
group size m/k 
Figure 3-9 Throughput performance vs. «/k 
3.2.3 Throughput performance vs. look-ahead scheme window size to 
To control the throughput performance of input modules better, look-ahead 
scheme with parameter co is provided in the input queue instead of FIFO scheme. 
In a look-ahead scheme the first co packets will been examined during the 
contention resolution phase. The contention resolution procedure is divided into 
% 
0) cycles. The first cycle is like the original scheme and the end of it a set of 
winning packets in the HOL packets is determined. In the next cycle, the scheme 
looks at the second packets of the inputs that have lost contention in the first 
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cycle to see if they are destined for any outputs that are as yet declaimed. Then a 
second set of winning packets is then determined. In this way after o) cycles we 
determine w sets of winning packets and sent these sets of packets to the outputs. 
Therefore with the increasing of o) the HOL problem can been reduced and we 
can guarantee higher throughput in this way. When (o is increased to infinity, 
which means the scheme exam all the packets in the input queue and then send, 
throughput can been approached to 1. 
(Jestinate output module 
r f k virtual paths k virtual paths 
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Figure 3-10 Look-ahead scheme with window size 
(0=3 
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Fig.3-10 shows an example of a look-ahead scheme of our input buffer module 
with window size (0=3. 
In our analysis we assume that one fictitious queue can clear (o packets in 
� one time slot to approach the look-ahead scheme. Here to simplify our analysis (o 
is simply regarded as the cleared packets in each fictitious queue. Therefore this 
parameter co acts the same role as njk. From formula 3.30 the curve of 
throughput performance vs. look-ahead parameter w, when group size m j k - \ 
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and njk—\ is plotted and shown in Fig. 3-11 . From the curve we detect that we 
can get better throughput performance through the look-ahead scheme. 
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3.3 Summary 
In this chapter we analysis the throughput performance of input modules in path-
switching based on the model we established in Chapter 2 and induce the 
definition of virtual path in path switching. Different parameters that affect 
throughput performance are analyzed and compared. Increasing the following 
parameters can get better throughput performance: 
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B E F mjn, with the expanding of m/«，more central modules are available for 
packets to go through the central modules. 
Virtual path group si2e mjk, from the point of view of virtual path, the 
more token (number of central modules) a virtual path shared, the better the 
throughput performance, in the same time the less the number of the virtual 
paths the better the throughput performance. 
Look-ahead scheme parameter w, instead of FIFO queue, look-ahead 
scheme is provided to ease up the limitation of throughput performance because 
of HOL. It permits co packets to be cleared in a fictitious' queue in one time slot. 
Therefore throughput performance can be improved. 
In the next chapter we will analyze the loss probability of output modules 
based on the model in Chapter 2. We will also compare our analysis result with 
simulation result in the future chapter. 
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Traffic Balancing Control in Path 
Switching 
4.IL0SS Probability in Output Modules 
The loss probability mainly occurs at the last stage of the cross-path switch 
because we assume that the output modules are purely output-buffered If we 
greedily increase the central modules to improve the throughput of input 
modules, the loss probability in the last stage will be increased. As illustrated in 
Chapter 3 we will employ knockout switches, with group size R and output 
cluster size g, as the output modules and study the packet loss rate. Note that, the 
•• output cluster with size g allows g outputs to share the same output memory, 
which enables some degree of sharing on the output ports and hence reduces the 
packet loss probability. 
二 、 ^ 中 、 、 
5 }n : = 二 }n/g 
- ^ -7H  
p* P' p* P'*g 
、 Figure 4-1 Knockout output module with group 
size R and cluster size^ 
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In such a knockout output module, up to packets can be transferred to the 
same group of output ports simultaneously without lost. This is also equivalent to 
a knockout switch with m inputs, nig outputs and group size R^ as shown in the 
figure 4-1. 
4.1.1 Loss probability vs. number of central modules m 
Let be the carried load on each output of the output module. In path-switching 
network, the traffic load getting through the central stage is decided by the states 
of the central modules that change periodically. Again, if we assume that the 
capacity is evenly distributed, the offered load on each inlet of the output module 
can be represented by and the loss probability is 
p*-p' 
^loss = — (4.1) 
p* 
The loss probability of an output-cluster knockout switching, of which cluster 
size is g and group size is R, is: 
A “ 
Pioss - 1 - - — — ^ ^ ( 4 . 2 ) 
gp 
� in which p is the throughput which is the function of a. We plotted the curves of 
the loss probability for different network size m with 80% loading and R=7 and 
尸 1 as Fig 4-2. From the curves when BEF is increased the loss probability is 
increasing rapidly. And even for same BEF, increasing the number of central 
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modules m can also suffer loss probability in the output modules. Fortunately we 
can fetch up the loss probability by increasing knockout group size R and cluster 
size g. 
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Figure 4-2 Loss probability of different central 
stage size m 
4.1.2 Loss probability vs. knockout group size R and cluster size g 
When input number m is very large loss probability will be increased and it can be 
approached to Poisson arrival and loss probability is: 
Rg- T. {Rg - k)  
^ (4.3) 
gp 
Curves that for large size of network loss probability is shown in Fig 4-3. It is also 
the loss probability upper bound for different group size and cluster size. 
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Figure 4-3 Loss probability of output cluster 
knockout output module 
The loss probability of knockout-output-cluster output module can be 
reduced when R and g increase. Theoretically given any allowed loss probability, 
we can always find a set of R and g to satisfy the requirement because intuitively 
when there will be no loss in output modules. Therfore loss probability is 
much more affected by group size R than network size m. 
Therefore decreasing BEF is also another method to reduce the loss 
probability. In the last chapter will be the simulation result comparison of our 
traffic models and traffic balancing control. 
4.2 Simulation Comparison of look-ahead scheme 
First of simulation of throughput in a look-ahead scheme will be compared with 
our analysis. As we illustrated before we assume that for a look-ahead scheme in 
I .• : I I 
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input buffer with parameter o), it can be approached to that one fictitious queue 
can clear (o packets in one time slot. 
In our simulation we exam the first w packets in the input queues. The 
contention resolution procedure is divided into (o cycles. And send to sets of 
packets simultaneity. 
We did the simulation of this scheme in different value of w for a 32x32 
network. The result is shown in Table5-1 
0) 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 
~ ~ O ^ 0 7 0 ? ^ 0 8 0 . 8 3 0.85 0.87 0.88 
Table 5-1. 32x32 network throughput vs. look-ahead window size 
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Figure 4-4 32x32 network throughput for different 
look ahead window size 
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Comparing Fig 4-4 with Fig 3-10，our analysis result of throughput performance 
vs. look-ahead window size co based on our assumptions is according to the 
simulation result. 
4.3 Simulation result of throughput vs. BEF 
We simulate the throughput performance vs. BEF mln with the network size 
1024x1024. In our simulation we also assume that the packets arrive 
independently at each input and they are equally destined for each of the output 
modules. To get better throughput performance look-ahead scheme is provided 
in the input queue with parameter (0=4. 
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Figure 4-5 Throughput vs. BEF mln for 
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Fig. 4-5 shows the simulation result of the throughput performance vs. BEF mjn. 
for different njk. It is according to our analysis result that we can get better 
throughput performance of input modules by increasing BEF, look-ahead 
window size co and nj k. 
4.4 Ttaffic Balancing Control 
From the result we have in the above sections increasing BEF will improve the 
throughput performance greatly because more bandwidth will provide more 
packets to go through the first stage in Clos network. However greedily 
increasing BEF will suffer the output part performance if the output modules are 
not a lossless system, loss probability will be greatly increased. This is the tradeoff 
between the throughput of input modules and loss probability of output 
modules. If we want to guarantee both of these two performances we induce 
.. another parameters that effect loss probability and throughput. We provide a 
look-ahead scheme with parameter co in the input queue. In the output modules 
knockout switching with group size R and cluster size g. To balance the tradeoff 
between the throughput and loss probability 
For different requirement of throughput and loss probability adjusting 
� parameters that effect these two performances can balance throughput and 
blocking probability. From the curves we plotted, BEF is a very important factor 
for loss probability and throughput guarantee. It is important to design B E F to 
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balance the traffic load. Based on our assumption for large network size 
maximum throughput is determined by BEF directly. Many parameters such as 
knockout group size R and cluster size g along with B E F effect loss rate of 
output modules. Here we plot loss probability and throughput instead of the ratio 
to compare these two performances' sensitivity of BEF. Fig4-6 shows an example 
curve of loss probability and throughput with fixed si2e R=7 m=10. 
10\ , , , , , , 
0.5 0 55 0.6 OeS 0.7 076 0.6 0.85 0.9 0.95 1 Thnughpul 
、. Figure 4-6 Balance area of tradeoff between loss 
probability and throughput 
From the curve we can get the balance area of the tradeoff of loss 
probability and throughput which can satisfy both loss probability and 
throughput requirement when adjust the number of central modules. For 
‘ example we prefer the network performance as below: loss probability between 
10—7 and throughput, between 0.7 and 0.9. We choose the cross area to be 
the appreciate area. From Fig.lO throughput has to be controlled between 0.7 and 
0.81 accordingly ratio between interlinks and inputs of input module should be 
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between 1.5 and 2.0. Adjusting the middle stage can control throughput and loss 
probability in the available area. On the other hand, to avoid and balance the 
tradeoff between the throughput performance in the first stage and loss 
probability in the last stage when changing the BEF, increasing the group size R 
and cluster size g can reduce the suffering to the output modules loss probability 
when expanding the number of central modules. And increasing the look-ahead 
window size co in the input queue of input modules can attain better throughput 
performance without expanding BEF. 
4.5 Summaiy 
In the last stage of the cross-path switch, because packets that pass through the 
first and second stage accumulate in the last stage loss probability has to been 
increased if we allow too many packets go through, therefore we analysis the loss 
.. probability in the last stage modules. We built a new model in output modules 
with combining the knockout principle and cluster size to improve the 
performance of output modules. In this chapter we introduced these two 
principles. Parameters that effect the loss probability of output modules include 
knockout group size R, cluster size g and B E F mjn. Comparing loss probability 
• for these different parameters we get the conclusion that increasing the knockout 
group size R and cluster size g can reduce the loss probability to as litde as 
respected That is the tradeoff between the performance and complexity. 
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Comparing our simulation and analysis results, it is according to the above 
theory. The principle of the B E F is design to control the traffic balancing in the 
considerate area of the cross-path switch. On the other hand we can attain better 
network performance with high throughput and low loss probability by 
increasing look ahead scheme window size co in the input queue of input 
modules, knockout group size R and cluster size ^ in output modules. Therefore 
we have to pay the cost of complexity for the performance in such way. 
Comparing the simulation result with our analysis in Chapter 3，it is basically 
according with our analysis result. Plotting throughput in input modules and loss 
probability in output modules together, we can balance the traffic and make both 
of these two performances satisfy QoS requirement by adjusting B E F and other 
parameters. 
. i 
I . . . . . . I 1 
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Conclusion 
Path switching is a compromise between static circuit switching and dynamic 
packet switching. In three-stage Clos networks it employs a periodic routing 
scheme such that the internal bandwidth of the switch can be better allocated to 
each virtual path from an input module to an output module according to the 
existing traffic loading. The allocated bandwidth on each virtual path can be 
represented by the collection of the central connections in each period because 
central modules actually act as packet carries (tokens) from the first stage to the 
last stage. Therefore, increasing the number of central modules can achieve 
- better throughput performance in input modules. The loss rate in output modules, 
however, will suffer because too many central modules allow too many packets to 
get across the middle stage simultaneously and hence they could severely 
accumulate in the last stage. In order to balance the tradeoff between the 
throughput in the input module and the loss probability in the output module, we 
‘ analyzed the effect of the bandwidth expansion factor, which denotes the ratio of 
� • > 1 . . . . ( . . 
the number of central modules to the number of input ports in each input 
modules. We first studied the throughput performance of the input modules with 
different parameters including B E F mln, the average number of tokens allocated 
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to each virtual path mjk and look-ahead window size to in input queues. We 
found that throughput performance gets better when increasing all of the above 
parameters. In the part of output modules, the knockout principle and the cluster 
size are used to reduce the loss rate. Loss probability can be reduced accordingly 
when the increasing the knockout group size R and the duster size 龙 From such a 
tradeoff between the throughput in input modules and the loss rate in output 
modules, we derived the design principle of the B E F such that above parameters 
can be adjusted in accordance with one，needs. 
.‘.:.‘、…、..•：.•:. ” . . . . i i丨.，；•. 
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